IP cores utilize small gate areas and reduced memory needs

Sept. 28, 2021
Designed to provide high quality images without large file sizes.

TICO RAW IP-cores feature small gate areas and reduced memory needs, to focus on connectivity and storage optimization. They support RAW CFA Bayer patterns, including RGGB from 1 to 200 MPixels, sensor bit-depths from 10 to 16 bits, and resolutions from 1 to 100 MPixels, and can integrated on ASICs or small FPGAs.

The cores also feature microsecond latency via line based processing, and constant bit rate and constant quality modes. According to the manufacturer, the cores are appropriate for live IP production, cameras, DSLR, mobile devices, and automotive and industrial vision applications.

intoPIX will be featuring the TICO-RAW IP cores at VISION 2021 in Stuttgart.

To Learn More:

Contact: intoPIX
Headquarters: Mont-Saint-Guibert, Belgium
Product: TICO RAW IP-cores
Key Features: Support for RAW CFA Bayer patterns, bit-depths from 10 to 16 bits, and resolutions from 1 to 100 MPixels. Can be integrated on ASICs or small FPGAs.

What intoPIX says:
View more information on the TICO RAW IP-cores.

Share your vision-related news by contacting Chris Mc Loone, Editor in Chief, Vision Systems Design

Related

Voice Your Opinion

To join the conversation, and become an exclusive member of Vision Systems Design, create an account today!