• Hardware platform compresses images

    JPEG2000 hardware compression platform, powered by Xilinx FPGA accelerators, uses a wavelet-based digital imaging compression standard superseding the original discrete-cosine-transform-based JPEG compression method. The JPEG2000 PMC daughter card is based on two ADV212 devices and a SPARTAN- 3AN FPGA.
    May 14, 2008

    JPEG2000 hardware compression platform, powered by Xilinx FPGA accelerators, uses a wavelet-based digital imaging compression standard superseding the original discrete-cosine-transform-based JPEG compression method. The JPEG2000 PMC daughter card is based on two ADV212 devices and a SPARTAN- 3AN FPGA. It can grab and compress up to 140 Mpixels/s from two independent cameras and can either encode the video frames prior to or after applying an advanced video/imaging algorithm.
    4DSP
    Reno, NV, USA
    www.4dsp.com

    Sign up for Vision Systems Design Newsletters
    Get the latest news and updates.

    Related

    AI and Rugged Edge Computing Are Fueling a Range of Applications
    Zebra Technologies Integrates Acquisitions into Machine Vision Product Line

    Voice Your Opinion!

    To join the conversation, and become an exclusive member of Vision Systems Design, create an account today!